Smarter AI, Faster Hardware
Your phone, watch, and even your fridge want real-time intelligence—but power and latency won’t tolerate bloated models or generic compute. We walk through a practical path from Python to custom hardware using high-level synthesis, then invite you to prove it in our Efficient Inferencing Hackathon. With a ready-to-run RISC‑V Rocket Core baseline for MNIST, a full Siemens EDA toolchain, and on-demand training, you’ll learn how to cut latency and power while protecting accuracy through precision mapping, parallelism, and smarter dataflow.
We start by mapping the compute landscape—CPUs for…
The skinny
The skinny isn't ready yet — notes appear once the transcript is processed.